The influence of hot-carrier injection on the performance of MOS transistors has been studied during the last decade. The trap depth and energy were roughly extracted using trapping and de-trapping electrons of RTS noise after hot carrier stress [1][2]. In this paper, we extracted not only trap depth (x T ) and trap energy (E Cox -E T ) but also lateral location (y T ) using accurate equations.
Introduction
The influence of hot-carrier injection on the performance of MOS transistors has been studied during the last decade. The trap depth and energy were roughly extracted using trapping and de-trapping electrons of RTS noise after hot carrier stress [1] [2] . In this paper, we extracted not only trap depth (x T ) and trap energy (E Cox -E T ) but also lateral location (y T ) using accurate equations.
Experimental Data and Discusison
The deep-submicrometer MOSFET's used in this study were fabricated using a photoresist-ashing, dry etch, and plasma deposition in a 90 nm CMOS technology. The oxide thickness is 7 nm and substrate dopng density is 5×10 16 cm -3 . The drain current fluctuations were measured by an 35670A spectrum analyzer at room temperature. (1)
Here, T ox is the oxide thickness and k is Boltzmann constant, τ c and τ e is capture and emission time. ψ s is surface potential and ψ p is poly depletion voltage drop. Through linear fitting process as shown in Fig. 2 , ln(τ c /τ e ) with respect to the gate voltage was obtained. The accurate vertical trap depths obtained by using eq.(1) are 5.8 nm and 2.9 nm for devices of L eff =270 nm and 390 nm, respectively. Using information of vertical location of trap and ratio of τ c /τ e for forward bias and τ c /τ e for reverse bias of Fig. 3(a) , lateral location of trap could be extracted with eq.(2) [3].
(2) Fig. 3(b) shows the results which are 225 nm and 296 nm from source for device of L eff =270 nm and L eff =390 nm respectively. Also, the dfference between the oxide conduction band energy (E Cox ) and trap energy (E T ) could be extracted with eq.(3) [3] [4] . (3) Here, φ 0 is the difference between the electron affinities of Si and SiO 2 , V c si the channel potential at the point y in the channel measured from the source (V c ≈y T V ds /L eff ), V FB is flat band voltage. Using the known values of x T and y T , eq.(3) was evaluated and the result is shown in Fig. 4 . Fig. 5 and 6 show the trap location in gate oxide and band diagram, respectively. Fig. 9(b) . Also, using the x T and y T and eq.(3), energy level of the trap was extracted in Fig. 10 . Fig.11 and 12 clearly shows trap locations in gate oxide and band diagram for process-induced trap and stress-induced trap, respectively. Table 1 lists the x T , y T , and E Cox -E T for process-and stress-induced traps. The hot carrier stress-induced traps are located in near drain region.
Conclusions
We measured the RTS noise after channel hot electron stressing. The depth of trap(x T ) and lateral location of trap(y T ) are obtained using accurate equations. We could confirm the hot-carrier stress induced traps are generated near the drain junction. , vol 12, pp. 273-275, 1990 .
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